Repair & Schematics
Neo Geo AES

RGB Voltage Levels (Neo Geo AES)

19min

Every revision of Neo Geo AES is different, and there are many revisions. The output voltage levels of the RGB and CSYNC signals is very often wrong, usually too low, resulting in a dim screen.

Most mods and "RGB Bypass" guides out there do not explain the problem or the solution adequately so the reader can understand why they are doing fixes, and what those are fixing.

Most mods also loose composite video signal when there is absolutely no need if you fix it correctly. This results in many fails mods, with people blinding swapping components shown in one revision of board with that of another revision they are working on, not understanding how to test and see the problem, then fix and verify the solution.

This guide aims to explain the actual architecture, the problem, and the solution, all with full detail and understanding so you can apply this fix to any revision Neo Geo AES and get absolutely perfect RGB voltage levels.

Although components will be in different locations on the different revisions, the solution of which components to alter will make sense and you can use a multimeter to simply find which pins from an IC go to which resistors or other ICs, to correctly find and fix any revision.

TLDR; Quick Steps

Watch the mod being done here https://www.youtube.com/watch?v=68lkQ3UqzdMīģŋ

In short I would do the following to perfectly set the RGB levels:

  • Find the voltage divider coming out of LSPC (look for the 6.8k / 2.2k resistor banks)
  • Remove 6.8k resistors (3 of them), solder in place 10k potentiometers
  • Use oscilloscope to probe R G and B output pins of AV port while connected to TV
  • Turn each 10k pot until the voltage range is 1V whe
  • Make sure you test while white is on the screen so it's pure 100% luma
  • Once happy, measure potentiometer values and replace with fixed resistors

To remove droop:

  • Short out all 100uF/470uF capacitors by the AV port (RGB, Sync and Composite caps)

6.8K Resistor Table

For quick lookup, here are the resistor values that worked for me to form a perfect IRE specification voltage level based on console revision.

Revision

Serial Number

Resistance

Output Stage Resistors

NEC-16T NEO-AES

007709

3.4k

68R

NEO-AES 3-6

192236

5.2k

75R

NEO-AES 3-5

107424

5.2k

75R

NEO-AES 3-4

036642

5.6k

68R

NEO-AES 3-3

041160

5.6k

68R

LSPC to CXA Video Encoder

Let's start at the source. The LSPC custom ASIC.

The RGB signals come from the LSPC chip, through 2 flip flops (74LS273) which latch in the RGB bits (5 bits per channel), through a resistor ladder then voltage divider and into the CXA1145 for processing.

LSPC to CXA
LSPC to CXA
īģŋ

After this, the CXA1145 filters and amplifies (by about 40%) this RGB input and outputs it onto the AV port via AC coupling and a DC resistor.

Document image
īģŋ

Visualise The Problem

To best visualise the problem on screen, turn on the Neo Geo AES without any game in to get a a pure solid blue screen.

If you have an OSSC converter, this is perfect. Open the menu (which is pure blue) and if your Neo Geo AES is the correct voltage level, you should see no blue box around the menu, and instead the output of the Neo Geo blue screen should perfectly match.

As you can see pre-fix the blue is very much duller (due to the lower voltage not yet fixed).

Blue Under-Voltage
Blue Under-Voltage
īģŋ

The Output Voltage Problem

I believe SNK probably knew they had an output voltage problem, as the standard way to terminate RGB and Composite video signals is with 75 ohm resistors, so that the filtering, chroma, and voltage dividing all work between common receivers.

However, on the Neo Geo AES many have incorrect resistors, slightly lower, at 68 ohm.

Incorrect Termination Resistors
Incorrect Termination Resistors
īģŋ

This would increase slightly the output voltage, as the voltage divider formed by the 68R resistors, and the receivers 75R to ground, would result in an increase in voltage. This is why I believe they knew of the problem.

The AC coupling capacitors are also often very undersized, in this example above 100uF, which is nowhere near enough to prevent field tilt, droop or many other issues.

IRE Specification Voltage

The expected voltage of the RGB signals is 1V (with 0.3V offset being pure black, and 0.3 to 1V being the color) when terminated (connected to receiver with 75R resistor) or 2V floating.

The expected voltage of the CSync pin is 1V terminated / 2V floating like the RGB pins.

If we measure the voltage out of the Neo Geo AES RGB and Sync pins you will often find they are far under the expected voltage. Measure with a receiver connected, or a 75R resistor to ground on each output pin to simulate the final expected voltage, and you will see the output voltages are wrong.

Blue Voltage (Terminated)
Blue Voltage (Terminated)
īģŋ

As you can see in this example, the Blue output at the AV pin is only 466mV, when it should be 1V.

The CSync pin is actually ok as it can really be between 0.2V to 1V when terminated without any issue.

CSYNC Voltage (Terminated)
CSYNC Voltage (Terminated)
īģŋ

The Input Side Fix

The correct way to fix your voltage level on the RGB pins can be done in two places.

Firstly, we could alter the voltage divider at the input side, lowering the 6.8k to a smaller value, until the output voltages were within specification.

Input Side Voltage Dividers
Input Side Voltage Dividers
īģŋ
Input Output Resistors
Input Output Resistors
īģŋ

Here is the fixed voltage level by changing the 6.8k to 3.4k in this instance (by stacking another 6.8k on top).

Document image
īģŋ

The Output Side Fix (Not Recommended)

The other fix is to lower the output side resistors from 68R until the voltage is within specification. This can put more current load on the CXA1145 chip so I highly recommend doing the input side fix.

Field Tilt & Droop Fix

The remaining issue is the huge droop, and some field shift caused by the under-sized capacitors.

This visually results in brighter image at the top of the screen then fading to the bottom.

Field Tilt & Droop
Field Tilt & Droop
īģŋ

Notice the Neo Geo blue background starts off the same as the OSSC menu, then darkens as it goes down.

Blue Droop
Blue Droop
īģŋ

Remove AC Coupling

The fix for this is two-fold; one use a larger capacitors on the output stage. Or two, my preferred solution, simply bridge the capacitors so there is no AC coupling.

AC Coupling Removed
AC Coupling Removed
īģŋ

You can read about why here. Even if you still want AC coupling, I would recommend not putting the AC coupling inside of the console, instead use an AC-coupled cable specifically designed for it with large capacitors built in. This way your console is not fixed as an AC coupled console, but can be either based on the cable.

The OSSC, all my CRT, all my PVM and all modern monitors with RGB input have had no issues handling the DC offset RGB signals.

The benefit is a super clean, no tilt/droop signal coming out at the exact specification for IRE standards (this is without a receiver connected, showing the 2V level, which turns to 1V when a receiver is connected.

Document image
īģŋ
Field Tilt & Droop Fixed
Field Tilt & Droop Fixed
īģŋ

Before And After

To best visualise the relative brightness increase, I have left the OSSC menu on with pure blue for both comparisons.

Ignore the focus/sharpness of the image I purposely de-focused the images slightly to prevent pixels of the IPS display ruining the images.

Before
Before
īģŋ
After
After
īģŋ
Before
Before
īģŋ
After
After
īģŋ
Before
Before
īģŋ
After
After
īģŋ
Before
Before
īģŋ
After
After
īģŋ
Before
Before
īģŋ
After
After
īģŋ
Before
Before
īģŋ
After
After
īģŋ
Before
Before
īģŋ
After
After
īģŋ

īģŋ